Towards secure cyber-physical systems for autonomous vehicles by Biglari-Abhari, Morteza
65 Severo Ochoa Research Seminar - BSC 
2019-2020
March 5th, 2020
Towards Secure Cyber-Physical Systems for Autonomous Vehicles
Morteza Biglari-Abhari
Department of Electrical and Computer Engineering, University of Auckland in 
Auckland, New Zealand
Abstract
Cyber-Physical systems have become ubiquitous. These systems integrate different 
functionalities to satisfy the performance requirements and take advantage of the avai-
lable processing power of multi-core systems. Safety critical applications such as au-
tonomous vehicles or medical devices rely not only on proving correct functionality of 
cyber-physical systems as essential certification criteria but they must also satisfy other 
design constraints such as energy efficiency, low power consumption and reliability. 
Their need to connect to the internet have created new challenges which means ad-
dressing the security vulnerabilities has become as the first-class design concern.
In this talk, first a hardware/software co-design approach for two critical tasks, real-time 
pedestrian and vehicle detections, which are essential in advanced driving assistance 
systems (ADAS) and autonomous driving systems (ADS) is presented. We use partial 
dynamic reconfiguration on FPGA for adaptive vehicle detection. In the second part of 
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this talk, a system-level security-aware design approach is presented to avoid or confi-
ne the impact of security compromises on the critical components of the cyber-physical 
systems implemented in multiprocessor systems on chip. Our system-level security 
approach considers the described system architecture for a specific application and 
analyzes its security vulnerability based on the specified security rules to generate an 
impact analysis report. Then, it creates a new system architecture configuration to pro-
tect the critical components of the system by providing isolation of tasks without the 
need to trust a central authority at run-time for heterogeneous multiprocessor system. 
This approach allows safe use of shared IP with direct memory access, as well as 
shared libraries by regulating memory accesses and the communications between the 
system components.
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